bluespec.com Forum Index bluespec.com
Bluespec Forums
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups   RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

Search found 5 matches
bluespec.com Forum Index
Author Message
  Topic: Errors with testing a Bluespec wrapper file
jugantor

Replies: 2
Views: 8733

PostForum: Designing with BSV's Rules, Interfaces, ...   Posted: Sun Oct 19, 2008 9:25 am   Subject: Errors with testing a Bluespec wrapper file
Hi,

I am facing a problem while testing a Bluespec Wrapper for a verilog module.
My verilog design has got two input ports : i) hypoto ii) fab_matrix
and these have been mapped to the the follow ...
  Topic: Errors with importing verilog modules
jugantor

Replies: 1
Views: 6591

PostForum: Designing with BSV's Rules, Interfaces, ...   Posted: Fri Oct 10, 2008 9:26 am   Subject: Errors with importing verilog modules
Hi,

I was trying to import a verilog module into bluespec. During Compilation bsc reports the following error:

Error: "rb_wrapper.bsv", line 24, column 12: (T0056)
Foreign module me ...
  Topic: Query regarding generation of systemC code from bluespec
jugantor

Replies: 1
Views: 6672

PostForum: Designing with BSV's Rules, Interfaces, ...   Posted: Thu Sep 04, 2008 6:10 am   Subject: Query regarding generation of systemC code from bluespec
HI All,

This query is regarding generation of a systemC code from a bluespec system Verilog(BSV) code. Bluespec compiler generates systemc code.

NOw , my problem is , I have written a .bsv code ...
  Topic: BSV to SystemC conversion
jugantor

Replies: 0
Views: 9799

PostForum: Tools: BSC (Bluespec Compiler)   Posted: Wed Jul 23, 2008 8:18 am   Subject: BSV to SystemC conversion
Hi,

I have a query regarding the Bluespec version 2008.06.E and the systemc conversion thing that it supports.
I want to convert a .bsv file into its systemc format, but when i try to do that, its ...
  Topic: forcing bsc to maintain hierarchy in the generated verilog
jugantor

Replies: 1
Views: 8192

PostForum: Tools: BSC (Bluespec Compiler)   Posted: Mon Jun 25, 2007 3:04 am   Subject: forcing bsc to maintain hierarchy in the generated verilog
IS there any way by which i can force the bsc to maintain the hierarchy of instances in the generated verilog ?

Thanks & regaards,

Jugantor
 
Page 1 of 1
All times are GMT - 4 Hours
Jump to:  
bluespec.com latest topics RSS feed 


Powered by phpBB © 2001, 2005 phpBB Group
Protected by Anti-Spam ACP